

*Cont'd
A1*

a passivation layer on said gate insulator over said whole first substrate;
a light shielding layer on said second substrate;
a color filter layer on said light shielding layer;
a common electrode on said color filter layer; and
an alignment layer on at least one substrate between said first and second substrates.

A2

33. (Amended) A multi-domain liquid crystal display device comprising:

first and second substrates facing each other;
a liquid crystal layer between said first and second substrates;
a plurality of gate bus lines arranged in a first direction on said first substrate and a plurality of data bus lines arranged in a second direction on said first substrate to define a pixel region, said pixel region being divided into at least two portions and liquid crystal molecules in said liquid crystal layer in each portion being driven differently from each other;
a pixel electrode electrically charged through said data bus line in said pixel region; and
a common-auxiliary electrode surrounding said pixel electrode on a same layer whereon said gate bus line is formed.

34. (Amended) A multi-domain liquid crystal display device comprising:

first and second substrates facing each other;
a liquid crystal layer between said first and second substrates;
a plurality of gate bus lines arranged in a first direction on said first substrate and a plurality of data bus lines arranged in a second direction on said first substrate to define a pixel region, said pixel region being divided into at least two portions and liquid crystal molecules in said liquid crystal layer in each portion being driven differently from each other;
an n-line thin film transistor at a crossing area of said gate and data bus lines;

a pixel electrode electrically charged through said data bus line in said pixel region; and
a common-auxiliary electrode surrounding said pixel electrode on a same layer whereon
said gate bus line is formed;

a gate insulator over said whole first substrate;

a passivation layer on said gate insulator over said whole first substrate;

a light shielding layer on said second substrate;

a color filter layer on said light shielding layer;

a common electrode on said color filter layer; and

an alignment layer on at least one substrate between said first and second substrates.

REMARKS

At the outset, the Examiner is thanked for the thorough review and consideration of the subject application. The Office Action of October 24, 2001 has been received and contents carefully reviewed.

Claims 1-34 are pending. Claims 6-8, 10, 20, 26, 28 and 30 have been withdrawn from consideration. By this Amendment, Figure 1 is amended, and claims 1, 33 and 34 are amended to more clearly recite Applicants' claimed invention. A Marked Up Version Of Claims To Show Changes Made is attached hereto.

In the Office Action dated October 24, 2001, claims 1, 3-5, 21-23 and 33 are rejected under 35 U.S.C. § 102(b) as being anticipated by JP 5-297412 ("JP '412"). Claim 34 is rejected under 35 U.S.C. § 103(a) as being unpatentable over JP '412 in view of U.S. Patent No. 5,694,185 to Oh ("Oh"). Claim 9 is rejected under 35 U.S.C. § 103(a) as being unpatentable over JP '412 in view of U.S. Patent No. 5,907,376 to Shimada et al ("Shimada"). Claim 19 is rejected under 35 U.S.C. § 103(a) as being unpatentable over JP '412 in view of U.S. Patent No. 5,528,396 to Someya ("Someya"). Claim 29 is rejected under 35 U.S.C. § 103(a) as being